■ 제품필수정보
■ 제품사양
Memory Size = 128Mbit Organisation = 16M x 8 bit Data Rate = 200MHz
데이터 버스 = 16bit Address Bus Width = 15bit Number of Bits per Word = 8bit Maximum Random Access Time = 0.4ns Number of Words = 16M
장착형태 = Surface Mount
패키지 = TFBGA
핀수 = 84
크기 = 12.6 x 8.1 x 0.8mm
높이 = 0.8mm Length = 12.6mm
최대 작동 온도 = +95 °C The W9712G6KB is a 128M bits DDR2 SDRAM and speed involving -25, 25I and -3.Double Data Rate architecture: two data transfers per clock cycle CAS Latency: 3, 4, 5 and 6 Burst Length: 4 and 8 Bi-directional, differential data strobes (DQS and /DQS ) are transmitted / received with data Edge-aligned with Read data and center-aligned with Write data DLL aligns DQ and DQS transitions with clock Differential clock inputs (CLK and /CLK) Data masks (DM) for write data Commands entered on each positive CLK edge, data and data mask are referenced to both edges of /DQS Posted /CAS programmable additive latency supported to make command and data bus efficiency Read Latency = Additive Latency plus CAS Latency (RL = AL + CL) Off-Chip-Driver impedance adjustment (OCD) and On-Die-Termination (ODT) for better signal quality Auto-precharge operation for read and write bursts Auto Refresh and Self Refresh modes Precharged Power Down and Active Power Down Write Data Mask Write Latency = Read Latency - 1 (WL = RL - 1) Interface: SSTL_18
