상품이미지
  •  상품이미지

MPN : 74LVC32AD,112

Nexperia 74LVC32AD,112, Quad 2-Input OR Logic Gates, 14-PinSOIC
  • 브랜드

    Nexperia

  • 무원상품코드

    M010874008149

  • 타입별
    TU
  • 주문가능수량

    6,897

  • 최소주문수량57
  • 판매단위57
  • 제품정보
  • 배송정보
    (영업일 기준)
  • 특이사항
구매수량 :

*대량구매해택
  • 수량단가1 : 57개 ~ 384원

  • 수량단가2 : 285개 ~ 369원

  • 수량단가3 : 570개 ~ 353원


총금액
(VAT 별도)
  • 상품정보
  • 상품후기
  • 상품문의
  • 배송/AS안내

■ 제품필수정보

제조사 Nexperia
제조사품명 74LVC32AD,112
간략설명 Nexperia 74LVC32AD,112, Quad 2-Input OR Logic Gates, 14-PinSOIC

■ 제품사양

Logic Function = OR
장착형태 = Surface Mount Number of Elements = 4 Number of Inputs per Gate = 2
패키지 = SO
핀수 = 14 Logic Family = 74LVC Input
타입 = CMOS, TTL Maximum Operating Supply Voltage = 3.6 V Maximum High Level Output Current = -24mA Maximum Propagation Delay Time @ Maximum CL = 10.4 ns @ 50 pF Minimum Operating Supply Voltage = 1.65 V Maximum Low Level Output Current = 24mA
높이 = 1.45mm Part of a comprehensive portfolio of logic families and functions, our OR gates are ideal for control / glue logic, PCB miniaturization and routing simplification.Mixed 5 V and 3.3 V applications Reduce time to market for complex designs Save board space Open-drain output options Improved signal integrity for complex layouts Wide supply voltage range Low propagation delay Over voltage tolerant options Low input threshold options CMOS low power Cell phone Computing STB LCD TV Industrial controllersThe 74LVC32A provides four 2-input OR gates Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these devices as translators in mixed 3.3 V and 5 V applications.10 V tolerant inputs for interfacing with 5 V logic Wide supply voltage range from 1.2 to 3.6 V CMOS low power consumption Direct interface with TTL levels Specified from -40 °C to +85 °C and -40 °C to +125 °C

순번
분류
제목
작성자
날짜
데이터 없음 ...
순번
답변 상태
제목
작성자
날짜
1
신청 접수
2024-11-01
2
신청 접수
2024-10-31
3
답변 완료
2024-10-24
4
신청 접수
2024-10-21
5
신청 접수
2024-05-27
7
답변 완료
2024-05-13
8
답변 완료
2024-04-16
9
답변 완료
2023-12-08
10
답변 완료
2023-11-21
상품정보이미지